Fifty Percent Duty Cycle Clock Divider Circuit and Method
In one embodiment a clock divider for producing a signal having a fifty percent duty cycle includes signal modifier circuitry connected to provide a variable clock signal Responsive to first and second control signals of the signal modifier circuitry having respective first values the signal modifier circuitry modifies a differential clock signal that includes first and second complementary